Tutorial
| Tutorial | Name | Last Updated | PIC16C7X Features |
| Tutorial 1: | PortB Counter 'Smoke Test' | 15Oct01 | TRISB,PORTB |
| Tutorial 2: | Timer0 Timer mode | 15Oct01 |
TRISB,PORTB,Timer0 Timer Mode |
| Tutorial 3: | Timer0 Counter mode rising T0CKI no prescalar | 15Oct01 |
TRISB,PORTB,Timer0 Counter Mode,T0CKI Rising Edge |
| Tutorial 4: | Timer0 Counter Mode, falling T0CKI with Prescalar | 15Oct01 |
TRISA,PORTA,TRISB,PORTB,Timer0 Counter Mode,T0CKI Falling Edge |
| Tutorial 5: | Watchdog Timeout and Wakeup from sleep | 15Oct01 |
TRISA,PORTA,TRISB,PORTB,Watchdog Timer,Watchdog Timer Prescalar,Watchdog Timer reset on timeout,Watchdog Timer wakeup from sleep |
| Tutorial 6: | Reset | 15Oct01 |
TRISB,PORTB,Reset Vector,MCLR wakeup from sleep,Power on reset,MCLR reset |
| Tutorial 7: | Register Banking | 15Oct01 |
TRISB/PORTB, Register Banking, Direct Addressing, Indirect Addressing |
| Tutorial 8: | External Wakeup on INTB0 | 15Oct01 |
TRISA/PORTA,TRISB/PORTB,INTB0 Interrupt - Rising Edge,INTB0 Interrupt - Falling Edge,INTB0 Wakeup from Sleep |
| Tutorial 9: | Timer 0 External Counter with variable Prescalor | 15Oct01 |
TRISB/PORTB,Change on PortB interrupt,Wakeup from Sleep on PortB interrupt |
| Tutorial 10: | Virtual Programmable Logic | 15Oct01 |
TRISB/PORTB,Change on PortB interrupt,Wakeup from Sleep on PortB interrupt |
| Tutorial 11: | Using the Analog to Digitial Converter | 15Oct01 |
TRISB/PORTB,ADC,ADC Interrupt,ADC Wakeup from Sleep |
|
Tutorial |
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| PORTS | |||||||||||
| TRIS/PORTA |
|
|
|
|
|||||||
| TRIS/PORTB |
|
|
|
|
|
|
|
|
|
|
|
| Timer0 | |||||||||||
| Timer mode |
|
||||||||||
| Counter mode |
|
|
|||||||||
| T0CKI Rising Edge |
|
|
|||||||||
| T0CKI Falling Edge |
|
||||||||||
| Prescalor |
|
|
|||||||||
| Watch Dog Timer | |||||||||||
| Prescalor |
|
||||||||||
| reset on timeout |
|
||||||||||
| wakeup from sleep |
|
||||||||||
| Reset | |||||||||||
| Watchdog Reset on timeout |
|
||||||||||
| Watchdog wakeup from sleep |
|
||||||||||
| Master Reset |
|
||||||||||
| Reset Vector |
|
|
|||||||||
| Wakeup from Sleep on MCLR reset |
|
||||||||||
| MCLR Reset |
|
||||||||||
| Power on Reset |
|
||||||||||
| Analog to Digital Converter | |||||||||||
| ADC |
|
||||||||||
| ADC - Interrupt |
|
||||||||||
| IADC - Wakeup from Sleep |
|
||||||||||
| Register Banking | |||||||||||
| Register Banking |
|
||||||||||
| Register Mapping | |||||||||||
| Indirect Register Access to Register Banks |
|
||||||||||
| Interrupts | |||||||||||
| PORTB Changed Interrupt |
|
||||||||||
| INTBO - Rising Edge |
|
|
|||||||||
| INTBO - Falling Edge |
|
|
|||||||||
| TMR0 |
|
|
|||||||||
| ADC |
|
|
|||||||||
| Wakeup from Sleep | |||||||||||
| PORTB Changed Interrupt |
|
||||||||||
| INTBO Interrupt |
|
||||||||||
| TMR0 |
|
||||||||||
| MCLR |
|
||||||||||
| ADC |
|